



Development of an Ultra-Low-Power Digital Energy-Harvesting PMIC platform Hugo Cruz, Daniel Woodward, Seamus O'Driscoll, Mike Hayes,

Tyndall MCCI, hugo.cruz@tyndall.ie

ABSTRACT: An Energy Harvesting PMIC (EH-PMIC) platform under development is presented. Stand-by wake-up signals are pre-programmed with a 35-bit TDC. The main feature of the EH PMIC for ultra-low power is digitalization of most of the blocks, including the compensation of the switching converters. For high conversion efficiency from light-to-heavy current loads, retention mode, Pulse Frequency Modulation (PFM), and Pulse Width Modulation (PWM) are implemented, respectively. The converter switching efficiency is achieved in the 4-switch (4-SW) quasi resonant buck-boost converter by using a zero-voltage-switching (ZVS) technique. Acknowledgement: This work was funded by EU Chips Act projects Energy ECS (#101007247) & LoLiPoP IoT (#101112286)



- Digital 4-SW Quasi-resonant buck-boost w/i zero-voltage switch (ZVS) & High-side-low-threshold (HSLT) comparator for improved switching.
- Low-power 12-bit SAR ADC assisting Digital Controls.
- Converters in tri-mode operation: Retention mode, PFM, PWM for high efficiency through wide load range.
- Ultra-low-voltage cold start (200mV)

References

[1] Seamus O'Driscoll, "Ultra Low-Power PMIC Platform for Energy-Harvesting Smart Sensor for IoT," EnerHarv 2022. [2] e-peas, "AEM13920 Dual input energy harvesting," doi: https://e-peas.com/product/aem13920-dual-source-energyharvesting/

[3] Analog Devices Inc., analog.com, "ULTRALOW POWER VOLTAGE REGULATOR, SUPERVISORY, AND PMIC For Wireless Sensor Nodes, Wearable (Health Monitoring Access), and Cloud Connected Gateways," https://www.analog.com/media/en/newsmarketing-collateral/solutions-bulletins-brochures/Ultralow-Power-Power-Management-Solution%20Brochure.pdf

Low-Dropout (LDO) *a*) FC & VD regulator Yun et al. 2017 High Freq comp. (load transient) £x 600um/0.25um W BG d ÷

Figure 4 a) LDO with Tail-Current-Compensation (TTC) & Negative-Capacitance-Circuit(NCC), b) LDO with TTC, c) PSRR @ 2V, d) PSRR w/i & w/o NCC

Summary

An Energy-Harvesting Power Management IC (EH PMIC) utilizing digitalization techniques that enables Ultra-Low-Power (ULP) is proposed. Digital filtering, control, and power stages are also digitalized to further reduce power consumption. For applications without high PSRR regulation, tri mode operation for buck/boost converters is used to enhance power conversion efficiency. Furthermore, for higher regulation and PSRR while maintaining low power, a Digital LDO is utilized. At the extreme, where highly linear regulation is required, a novel cap-less LDO with negative capacitance circuit (NCC) and Tail-Current Compensation (TCC) for 1uA to 100mA load is proposed.

